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Abstract 
This paper describes the design of modular and compact Command and Data handling System (CDS) for 
microsatellite. For SEU mitigation Triple Module Redundancy(TMR) and Hamming technology are applied to 
protect LEON3 and 8051 IP processors which are implemented in Field Programmable Gate Arrays (FPGAs). 
Error Detection and Correction (EDAC) algorithm and memory scrubbing algorithm are also applied to protect 
memories. This CDS is on-orbit reconfigurable by uploading FPGA images and Flight Software Code, so that 
modifying and upgrade the system during mission operation are possible.  
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1. Introduction 
There is a trend for high-performance computing and 
on-board data processing while providing excellent 
reliability/SEU immunity. 
JNM propose the Command and Data handling System 
(CDS) as a solution to  the space industry’s need for 
high-performance and reliable space data handling system. 
The CDS has a feature of a highly modular structure, such 
that it can be quickly and easily configured to most space 
applications, such as data processing, communication, and 
control of various spacecraft subsystems and payloads. 
 
2. System Design  
The CDS is composed of Leon3 Card, IO Card, Payload 
IO Card, Flash Memory Card, and LVPS (Low Voltage 
Power Supply) Card.  
Leon3 Card manages the spacecraft bus and payloads 
according to the schedule set by Ground Station (GS) and 
provides environment for AOCS (Attitude and Obit Control 
Subsystem) Flight Software. Leon3 Card has three Leon-3 IP 
processors and TMR logic. Matrix multiplier for AOCS 
software is implemented in FPGA, which allows more stable 
and fast AOCS calculations. 
IO Card has a 8051-FT IP processor which controls 
bi-level digital commands and collects onboard digital and 
analog sensors data. IO Card communicates with GS 
according to CCSDS Protocol and the Protocol IP is 
implemented in a IO Card FPGA. 
Payload IO Card receives payloads data and transmit them 
to Flash Memory Card for onboard memory, and sends them 
to the GS via X-band RF  
LVPS (Low Voltage Power Supply) Cards generates low 
voltage of +3.3V, +5V +15/-15V. 
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Fig 1. Configuration of CDS 
 
Payload IO card receives data from payloads and process 
data such as RS Encoding, Encryption and Compression.   
Flash Memory card has non-volatile flash memories in 
which auto scrubbing algorithm is applied because of SEU 
mitigation in space environment 
 
The main features of the proposed CDS are as follows.  
(a) Modularity and Compactness 
A. Interchangeable Cards Assembly 
B. IP Cores of CPU and AMBA Bus in FPGAs 
(b) Fault Tolerant CPU 
A. Three Leon3 processors and TMR Logic 
B. 8051 processors protected by Hamming codes 
(c) Reconfigurability 
A. On-orbit FPGA Reconfiguration 
B. On-orbit Flight Software update 
 
2.1. Modularity and Compactness 
The CDS is designed to provide a high level of electrical 
and mechanical modularity, while resulting in a very 
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compact size. The system utilizes card-to-card stacking with 
PCI connectors as an electrical backplane allowing mix and 
match expansion, while CAN bus is used for communication 
between Cards.  Each Card has aluminum frame for 
mechanical structure and thermal dissipation.  
Each Card is designed on SOC concept for compactness. 
Most of important functions including CPUs and ARM’s 
Advanced Microcontroller Bus Architecture (AMBA[1]) bus 
and peripherals as well as external memory controller are 
implemented in FPGAs.  
The modularity and compactness result in the 3U (100 x 
160 mm) size PCB of each Card. 
 
Fig 2. Card-to-Card Stacking type 
 
2.2. Fault Tolerant Design 
Fault tolerance techniques can improve reliability by 
reducing and correcting the faults. In Leon3 Card, three 
Leon3 IP cores are implemented in FPGA with TMR logic 
which performs voting about the results of the three Leon3 
processors, and resynchronize and scrubs the processors.  
In IO Cards, Payload IO Card, Flash Memory Card, 8051 
micro-controllers are implemented in FPGAs with a VHDL 
description protected by the Hamming code technique. The 
choice of this micro-controller was based on the fact that it is 
widely used in space applications, and consequently, large 
amount of data about its behavior under radiation is 
available.  
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Fig 3. 8051-FT System 
 
Besides, it makes possible the reuse and protection of all 
systems that are already running based on it. The SEU 
sensitive area of the micro-controller has been protected 
using the Hamming code technique. This technique is mainly 
based on the error detecting and correcting algorithm. In case 
of unrecoverable error occurrence, reset signal is 
automatically generated and all error event is recorded in 
non- volatile memory. 
 
2.3. Reconfigurable Design 
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Fig 3. FPGA JTAG Daisy Chain 
 
Small Satellite electronic components are not available for 
physical upgrade or repair after launch. Run-time 
Reconfigurable computing technology of SRAM or Flash 
based FPGAs allows to overcome this problem. This feature 
is good benefit  for a new generation of low-cost 
commercial, scientific and military small satellites. For 
reconfiguration the IO Card receives FPGA images from GS 
and stores them to its memories and reprogram the other 
Card via FPGA JTAG which is connected in a daisy chain.  
 
3. Results and Discussion 
Modular CDS is a efficient system which can be 
configured to most space applications. It is particularly well 
suited for small satellites since Cards can be easily be 
removed or exchanged, resulting in a only necessary 
configuration. Fault tolerance feature can also ensure high 
reliability. 
 
4. Summary 
JNM proposed a modular and reliable CDS. 
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